



PROM (AND's are fixed ; OR's are programmable)

↓
AND gate version of decoders

inputs : buffer (direct) & inverter (complemented)




$m_0 = \bar{x}_0 \bar{x}_1 \dots \bar{x}_{n-1}$
 $m_1 = \bar{x}_0 \bar{x}_1 \dots x_{n-1}$
⋮
 $m_{2^n-1} = x_0 x_1 \dots x_{n-1}$

$2^n \times m$ PROM

PLA (AND's & OR's are programmable)

Example: $n \times p \times m$
 ↓ ↓
 inputs AND's
 OR's



PAL (AND's are programmable & OR's are fixed)

PLA's for combinational Logic Design:


$f_1(x,y,z) = \sum m(0,1,3,4)$
 $f_2(x,y,z) = \sum m(1,2,3,4,5)$

• 3 inputs (x, y, z)
 • 2 outputs (f_1 & f_2) → 2OR's
 • Depends on simplification
 Let's pick 4.

PLA: 3 x 4 x 2

m	xyz	f_1	f_2
0	000	1	0
1	001	1	1
2	010	0	1
3	011	1	1
4	100	1	0
5	101	0	0
6	110	0	0
7	111	0	0

K-Maps:



3 groups of two ones
A, B, C

PI's: $\bar{y}\bar{z}$, $\bar{x}\bar{y}$, $\bar{x}z$

Essential: A & C to cover all four min terms.

$f_1(x,y,z) = \bar{y}\bar{z} + \bar{x}z$

4 groups of two ones
A, B, C, D

PI's: $x\bar{y}$, $y\bar{z}$, $\bar{x}z$, $x\bar{y}$


Essential: A, C, D
or A, B, D

$f_2(x,y,z) = x\bar{y} + \bar{x}z + x\bar{y}$

AND's needed (products)

}	y & z
	x & z
	x & y
}	x & \bar{y}
	\bar{x} & y

✓ Good with
 ✓ 4 AND's
 ✓ PLA.



Ch 6 Flip-Flops & Applications


Networks or Circuits.

- Non-sequential: output of a function depends on a set of inputs (x, y, z , etc.) at a same time instant
- Sequential: output of a function depends not only on inputs at the same time instant, but on inputs at previous time instants. A sequential network has memory.

Sequential Networks

- Synchronous: internal clock sets updates @ discrete time instants.
- Asynchronous: no set time for updates.

Bistable element : two state : Q & \bar{Q}



\bar{Q}	Q
1	0
0	1



} Two states

(0.5 0.5 : Meta-stable state.

↓ should be avoided



Note: if $x=0 \rightarrow \begin{cases} Q=1 \\ \bar{Q}=0 \end{cases}$ and the element will stay in this state unless voltage is introduced to clear setting / clear memory / reset

SR Latch (Set & Reset Latch)



R	S	Q	Q̄
0	0	1	0
0	0	0	1
0	1	1	0
0	1	0	1
1	0	1	0
1	0	0	1
1	1	unpredictable (to be avoided)	



} Bistable element.



Application of a SR Latch:

switch debouncer


Contact bounce (very common) :



- 1) Switch at B ; 2) Switch from B to A.
- if takes some time to go from B to A : B drops to 0 while A still @ 0
- 3) Switch arrives @ A : V_A is up to V 4) Mechanical switch bounces from A and back a few times. → CONTACT BOUNCE. Happens every time switch goes into operation.

Contact bounce is a big issue in electronic keyboards when a key is pressed once it may act like it is pressed multiple times.


Solution: use an SR Latch after the switch:





→ When not connected, A or B will stay @ 0
 (i.e. one example: $V_A = 0, V_B = V$ ($S = 0; R = 1$))

→ When we switch from B to A: $S = 0 \rightarrow 1; R = 1 \rightarrow 0$

→ If switch bounce away from A: $S = 0; R = 0 \rightarrow$
 Bistable Element behavior
 → $Q\bar{Q}$ will stay the way it was → bouncing effect is eliminated!



SR Latch : using two NAND's



RS	Q \bar{Q}
00	10 01
01	10
10	01
11	unpredictable

Bistable element


$\bar{R}\bar{S}$	Q \bar{Q}
11	01 10
10	10
01	01
00	11

Bistable element

*This is OK but unstable/unpredictable if both $\bar{R}\bar{S}$ turns from 0 to 1. See below


X \bar{Y}	AND
00	0
01	0
10	0
11	1

Switching both
 $\bar{S} : 0 \rightarrow 1$
 $\bar{R} : 0 \rightarrow 1$



output stable
 $Q\bar{Q}$ keeps switching
 $11 \rightarrow 00$

Gated SR Latch: Adding enable/disable




Xy	AND	NAND
00	0	1
01	0	1
10	0	1
11	1	0

S	R	C	AB	Q	Q̄	
-	-	0	11	01	10	Bistable element
0	1	1	10	01	10	
1	0	1	01	10	01	
1	1	1	00	11	11	(unpredictable)
0	0	1	11	01	10	Bistable element.

If $C=0$, no matter what changes we apply to S & R, $Q \bar{Q}$ is bistable (it keeps the same state it was in before the changes)

Gated D latch: eliminates the inputs that lead to unpredictable outputs in the previous 3 latches → Eliminate $S=1=R$ by making $R=\bar{S}$ - a modification of the Gated SR latch.




D	C	A	B	Q	Q̄	
-	0	1	1	01	10	Bistable
0	1	1	0	01	10	
1	1	0	1	10	01	

Propagation Delay in flip-flops:


R	S	Q	\bar{Q}
0	0	Q	\bar{Q}
0	1	1	0
1	0	0	1
1	1	unpredictable.	

Voltages can be
 } low (0)
 } High (1)

SR Latch



Assuming:
 initially
 } S=0=R
 } Q=0= \bar{Q}
 } \bar{Q} =1




- * When S changes from 0V to some finite nonzero value, Q and \bar{Q} are changed instantaneously!
- * $S_0=0$ } when S starts changing to 1 there is a delay
 $R_0=0$ } for Q to change from 0 to 1 & \bar{Q} to change from 1 to 0
- * When S goes back to 0 (R still at 0) : since output in this case is bistable \rightarrow Q \bar{Q} is unchanged at 10
- * Then S will stay 0 until the end
- * At some point R goes to 1

R	S	Q	\bar{Q}
0	0	1	0
↓	↓	↓	↓
1	0	0	1

\rightarrow with delay.

* Most of the times, we omit finite slopes, assuming all delay times are equal: there are still delay times!



Master-Slave Flip Flops (pulse-triggered flip flops)


SR Flip-flops:

RS	$Q \bar{Q}$
00	10 01
01	10
10	01
11	unpredictable.

When inputs are reset, the information propagates to the output right away (except for delays).
 * input \rightarrow output: immediate (except delays) or "transparent"


M-S Flip flops: the information is not propagated (input to output) immediately, but controlled by a pulse from Master's clock
 * input \rightarrow output: not immediate or "non-transparent"

Consists of 2 SR flip-flops: a master & a slave:



C: Enable input : via an inverter when the Master is enabled the Slave is disabled. Using a clock pulse on C of the Master we can control when the slave is enabled (information propagation input \rightarrow output)

Clock pulse



There different types of M-S Flip Flops {

- M-S SR ✓
- M-S JK
- M-S D
- M-S T

MS SR Flip Flop

S	R	C	Q	\bar{Q}
-	-	0	Q	\bar{Q} (stays at its initial state)
0	0	1	Q	\bar{Q}
0	1	1	0	1

$\bar{Q}_m = S$	$\bar{Q}_m = R$	Q	\bar{Q}
0	0	Q	\bar{Q} (Bistable state)
0	1	0	1
1	0	1	0
1	1	-	- (unpredictable)