



PROM (AND's are fixed; OR's are programmable)



AND gate version
of decoders

Inputs: buffer (direct) & inverter (complemented)



$$m_0 = \bar{x}_0 \bar{x}_1 \dots \bar{x}_{n-1}$$

$$m_1 = \bar{x}_0 \bar{x}_1 \dots x_{n-1}$$


$$\vdots$$

$$m_{2^n-1} = x_0 x_1 \dots x_{n-1}$$

$2^n \times m$ PROM

PLA (AND's & OR's are programmable)

Example: $n \times p \times m$
 $\downarrow \quad \quad \downarrow$
 inputs OR's
 AND's



PAL (AND's are programmable & OR's are fixed)



PLA's for combinational Logic Design:

$$\left. \begin{aligned} f_1(x,y,z) &= \sum m(0,1,3,4) \\ f_2(x,y,z) &= \sum m(1,2,3,4,5) \end{aligned} \right\} \begin{aligned} &\bullet 3 \text{ inputs } (x,y,z) \\ &\bullet 2 \text{ outputs } (f_1 \& f_2) \rightarrow 20Ks \\ &\bullet \text{ Depends on simplification} \\ &\text{Let's pick 4.} \end{aligned}$$

PLA: $3 \times 4 \times 2$

m	x y z	f ₁	f ₂
0	0 0 0	1	0
1	0 0 1	1	1
2	0 1 0	0	1
3	0 1 1	1	1
4	1 0 0	1	0
5	1 0 1	0	0
6	1 1 0	0	0
7	1 1 1	0	0

K-Maps:



3 groups of two ones

PI's: $\bar{y}\bar{z}, \bar{x}\bar{y}, \bar{x}z$

Essential: A & C to cover all four min terms.

$$f_1(x,y,z) = \bar{y}\bar{z} + \bar{x}z$$

4 groups of two ones


PI's: $x\bar{y}, \bar{y}z, \bar{x}z, \bar{x}\bar{y}$

Essential: A, C, D

$$f_2(x,y,z) = x\bar{y} + \bar{x}z + \bar{x}\bar{y}$$

AND's needed (products) $\left\{ \begin{array}{l} y \& z \\ x \& z \\ x \& y \end{array} \right\} \left\{ \begin{array}{l} x \& \bar{y} \\ \bar{x} \& y \end{array} \right.$

✓ Good with
✓ 4 AND's
✓ PLA.



Ch 6 Flip-Flops & Applications

78


Networks or Circuits.

- Non-sequential: output of a function depends on a set of inputs (x, y, z , etc.) at a same time instant
- Sequential: output of a function depends not only on inputs at the same time instant, but on inputs at previous time instants. A sequential network has memory.

Sequential Networks

- Synchronous: internal clock sets updates @ discrete time instants.
- Asynchronous: no set time for updates.

Bistable element : two state : Q & $\bar{Q}$



$\bar{Q}$	Q
1	0
0	1



} Two states

(0.5 0.5 : Meta-stable state.



(↓ should be avoided)

Note: if $x=0 \rightarrow \begin{cases} Q=1 \\ \bar{Q}=0 \end{cases}$ and the element will stay in this state unless voltage is introduced to clear setting / clear memory / reset

SR Latch (Set & Reset Latch)





R	S	Q	Q̄	
0	0	1	0	} Bistable element.
		0	1	
0	1	1	0	→ 1 0
		0	1	→ 1 0
1	0	1	0	→ 0 1
		0	1	→ 0 1
1	1	unpredictable (to be avoided)		



Application of a SR Latch:

switch debouncer


Contact bounce (very common) :



- 1) Switch at B ; 2) Switch from B to A : if takes some time to go from B to A : B drops to 0 while A still @ 0
- 3) Switch arrives @ A : V_A is up to V 4) Mechanical switch bounces from A and back a few times. → CONTACT BOUNCE. Happens every time switch goes into operation.

Contact bounce is a big issue in electronic keyboards when a key is pressed once it may act like it is pressed multiple times.

Solution: use an SR Latch after the switch:




→ When not connected, A or B will stay @ 0
(i.e. one example: $V_A = 0$, $V_B = V$ ($S = 0$; $R = 1$))



→ When we switch from B to A: $S = 0 \rightarrow 1$; $R = 1 \rightarrow 0$

→ If switch bounce away from A: $S = 0$; $R = 0 \rightarrow$
Bistable Element behavior

→ $Q\bar{Q}$ will stay the way it was → bouncing effect is eliminated!



SR Latch : using two NAND's



RS	Q Q̄
00	10 01
01	10
10	01
11	unpredictable

Bistable element


R̄ S̄	Q Q̄
11	01 10
10	10
01	01
00	11

Bistable element

*This is OK but unstable/unpredictable if both R̄ S̄ turns from 0 → 1. See below


X Y	AND
00	0
01	0
10	0
11	1

Switching both
S̄ : 0 → 1
R̄ : 0 → 1



output stable
Q Q̄ keeps
switching
11 ↔ 00

Gated SR Latch: (Adding enable/disable)




xy	AND	NAND
00	0	1
01	0	1
10	0	1
11	1	0

S	R	C	AB	Q	Q̄	
-	-	0	11	01	10	Bistable element
0	1	1	10	01	10	
1	0	1	01	10	01	
1	1	1	00	11	11	(unpredictable)
0	0	1	11	01	10	Bistable element

If $C=0$, no matter what changes we apply to S & R, $Q \bar{Q}$ is bistable (it keeps the same state it was in before the changes)

Gated D latch: eliminates the inputs that lead to unpredictable outputs in the previous 3 latches → Eliminate $S=1=R$ by making $R=\bar{S}$ a modification of the Gated SR latch.




D	C	A	B	Q	Q̄	
-	0	1	1	01	10	Bistable
0	1	1	0	01	10	
1	1	0	1	10	01	

Propagation Delay in flip-flops:

R	S	Q	$\bar{Q}$
0	0	Q	$\bar{Q}$
0	1	1	0
1	0	0	1
1	1	unpredictable.	


Voltages can be $\begin{cases} \text{Low (0)} \\ \text{High (1)} \end{cases}$

SR Latch



Assuming:
initially

$S=0=R$
 $Q=0=\bar{Q}$




- * When S changes from 0V to some finite nonzero value, $Q\bar{Q}$ are changed instantaneously!
- * $S_0=0$ } when S starts changing to 1 there is a delay
 $R_0=0$ } for Q to change from 0 to 1 & $\bar{Q}$ to change from 1 to 0
- * When S goes back to 0 (R still at 0) : since output in this case is bistable $\rightarrow Q\bar{Q}$ is unchanged at 10
- * Then S will stay 0 until the end
- * At some point R goes to 1

R	S	Q	$\bar{Q}$
0	0	1	0
1	0	0	1

$\rightarrow$ with delay.

* Most of the times, we omit finite slopes, assuming all delay times are equal: there are still delay times!



Master-Slave Flip Flops (pulse-triggered flip flops)

SR Flip-flops:


RS	$Q \bar{Q}$
00	10 01
01	10
10	01
11	unpredictable.

Bistable state

When inputs are reset, the information propagates to the output right away (except for delays).
 * input $\rightarrow$ output: immediate (except delays) or "transparent"


M-S Flip flops: the information is not propagated (input to output) immediately, but controlled by a pulse from Master's clock
 * input $\rightarrow$ output: not immediate or "non-transparent"

Consists of 2 SR flip-flops: a master & a slave:



C: Enable input : via an inverter when the Master is enabled the Slave is disabled. Using a clock pulse on C of the Master we can control when the Slave is enabled (information propagation input $\rightarrow$ output)

Clock pulse



There different types of M-S Flip Flops

- M-S SR ✓
- M-S JK
- M-S D
- M-S T

MS SR Flip Flop

S	R	C	Q	$\bar{Q}$
—	—	0	Q	$\bar{Q}$
0	0	1	Q	$\bar{Q}$
0	1	1	0	1
1	0	1	1	0
1	1	1	—	—

(stays at its initial state)

(Bistable state)

(unpredictable)

$M = S$	$\bar{Q}_m = R_s$	Q	$\bar{Q}$
0	0	Q	$\bar{Q}$
0	1	0	1
1	0	1	0
1	1	—	—