


Which PI's are essential to cover a term?

Essential Prime Implicants: the only PI that covers some min. term: in our example (see table above) each min term has at least 2 PI's $\rightarrow$ none. Then identify combination(s) with lowest cost that cover all min terms (9)

Lowest cost: use PI's that cover the most terms:



$$\begin{aligned}
 f_I &= B + D + G + H \\
 f_{II} &= B + D + G + I \\
 f_{III} &= B + D + F + H \\
 f_{IV} &= B + C + E + G + I \quad \text{higher cost.}
 \end{aligned}
 \left. \begin{array}{l} \\ \\ \\ \end{array} \right\} \text{same costs.} \leftrightarrow \boxed{\text{Lowest cost!}}$$


$$\begin{aligned}
 f_I(v, w, x, y, z) &= w\bar{x}z + wx y + \bar{v}\bar{w}x\bar{y} + \bar{v}x\bar{y}\bar{z} \\
 f_{II}(v, w, x, y, z) &= w\bar{x}z + wx y + \bar{v}\bar{w}x\bar{y} + \bar{v}wx\bar{z} \\
 f_{III}(v, w, x, y, z) &= w\bar{x}z + wx y + \bar{v}\bar{w}\bar{y}\bar{z} + \bar{v}x\bar{y}\bar{z}
 \end{aligned}$$

Ch5: Logic Circuit Design with MSI's & PLD's

MSI: Medium-scale integrated circuits (10-100 gates)

PLD: Programmable Logic Device

Binary Adders & Subtractors:



Truth Table

x	y	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth Table → K-map → Simplified function for logic designs.
(2 functions) (2 K-maps)

K-map for S:

	y C _{in}			
	00	01	11	10
x = 0	0	1	0	1
x = 1	1	0	1	0

Four groups of 1 one

$$S = \bar{x}\bar{y}C_{in} + \bar{x}y\bar{C}_{in} + x\bar{y}\bar{C}_{in} + xyC_{in}$$

(Standard min term canonical or SOP)

K-map for Cout:

	y C _{in}			
	00	01	11	10
Cout = 0	0	0	1	0
Cout = 1	0	1	1	1

Three groups of 2 ones

$$C_{out} = \underbrace{yC_{in}}_{(A)} + \underbrace{xC_{in}}_{(B)} + \underbrace{xy}_{(C)}$$

For S : can now simplify using XOR's


$$a \oplus b = a\bar{b} + \bar{a}b$$

$$\overline{a \oplus b} = \overline{a\bar{b} + \bar{a}b}$$


$$S = \bar{x} (\bar{y} c_{in} + y \bar{c}_{in}) + x (\bar{y} \bar{c}_{in} + y c_{in}) = \bar{x} (y \oplus c_{in}) + x (\overline{y \oplus c_{in}})$$

$$= x \oplus (y \oplus c_{in})$$

Logic design for Full Binary Adder:



n-digit Binary Adder = combining n 1-digit Binary Adders in series



Note: when we add two n-digit binary numbers, in general we get an n+1 digit binary number: the last Cout is the highest digit of the sum

$$\begin{array}{r}
 1 \\
 + 1 \\
 \hline
 1 1 \\
 \downarrow \\
 1 1
 \end{array}$$

The third & highest digit is the last carry-out!
 $S_n = C_n$!

n-digit Binary Subtractor:

- 1) Combining n 1-digit BFS's (Binary Full Subtractors)
- 2) Add 2's complement of the second number to the first number $N_1 - N_2 = N_1 + \overline{\overline{N_2}}$


$\overline{\overline{N_2}}$: 2's complement of N_2
 $\overline{N_2}$: 1's complement of N_2

N_2	$\overline{N_2}$	$\overline{\overline{N_2}}$
0	1	1 0
1	0	0 1


Note: $\overline{\overline{N_2}} = \overline{N_2} + 1$

a) Complement the input $\Rightarrow$ use $C_{in} = C_0 = 1$

$\rightarrow$ n-digit binary subtractor: combining n 1-digit BFA's with a) 1-complement the y's (second number) b) $C_{in} = C_0 = 1$



Can we control the adder or subtractor with a switch? $\frac{1}{2}$!



Notes: 1)

y_0	C_0	$y_0 \oplus C_0$
0	0	0
0	1	1
1	0	1
1	1	0

it only inverts y_0 if $C_0 = 1$

- 2) In-series combination disadvantage: the next BFA needs to wait until the previous BFA calculated its carry-out to start its calculation: "ripple effect"
 → wait for ripple! → slow calculation speed.
 → solution: "Carry lookahead adder"

Carry look-ahead Adder:

$$C_{out} = C_{i+1} = x_i y_i + x_i C_i + y_i C_i \quad \text{(From K-map 3 groups of two consecutive ones)}$$

$$= \underbrace{x_i y_i}_{\equiv g_i} + \underbrace{(x_i + y_i) C_i}_{\equiv p_i \cdot C_i}$$

$$\equiv g_i$$

$$\equiv p_i \cdot C_i$$

"carry-generate function"

"carry-propagate function"

With these two definitions

$$C_1 = \underbrace{g_0 + p_0 \cdot C_0}_{\downarrow}$$

$$C_2 = g_1 + p_1 \cdot C_1 = g_1 + p_1 \cdot (g_0 + p_0 \cdot C_0) = g_1 + p_1 \cdot g_0 + p_1 \cdot p_0 \cdot C_0$$

(C_2 can be calculated without C_1)

$$C_3 = g_2 + p_2 \cdot C_2 = g_2 + p_2 \cdot g_1 + p_2 \cdot p_1 \cdot g_0 + p_2 \cdot p_1 \cdot p_0 \cdot C_0$$

(C_3 can be calculated without C_2 & C_1)


$$C_{i+1} = g_i + p_i \cdot C_i = g_i + p_i g_{i-1} + p_i p_{i-1} g_{i-2} + \dots + p_i p_{i-1} \dots p_1 p_0 g_0 + p_i p_{i-1} \dots p_2 p_1 p_0 C_0$$

We are able to compute C_{i+1} using g_i, p_i & the initial C_0 (no need to wait for $C_1, C_2, \dots, C_i$ to be computed).
 → "Carry-lookahead Adder" or "high-speed adder"

1 bit : $\begin{matrix} >_1 & = & < \\ G & E & L \end{matrix}$

• Compare two n -bit binary numbers using 1-bit comparators

The diagram illustrates a 16-bit ripple-carry adder. It consists of two 16-bit comparators. The first comparator, labeled "16-bit Comparator # i", has inputs A_i and B_i at the top. Its carry-in inputs on the left are G_{i+1} , E_{i+1} , and L_{i+1} . It has three carry-out outputs on the right: G_i , E_i , and L_i . The second comparator, labeled "16-bit Comparator # (i-1)", has inputs A_{i-1} and B_{i-1} at the top. Its carry-in inputs on the left are G_i , E_i , and L_i , which are connected to the corresponding outputs of the first comparator. It has three carry-out outputs on the right: G_{i-1} , E_{i-1} , and L_{i-1} .



K-Maps:

G_{i+1}	$G_i \bar{E}_i L_i$				$G_i \bar{E}_i L_i$			
	000	001	011	010	110	111	101	100
	00							
	01							
	11							
$A_i B_i$	10							

$$G_{i+1} = A_i \bar{B}_i + A_i G_i + \bar{B}_i G_i$$

Ones: 2, 4, 8
↑


(3 groups of eight ones & bars)

$$E_{i+1} = \bar{A}_i \bar{B}_i E_i + A_i B_i E_i$$

(2 groups of four ones & bars → dc's)

$$L_{i+1} = \bar{A}_i B_i + B_i L_i + \bar{A}_i L_i$$


(3 groups of eight ones & bars)



Decoders : 3-to-8 line decoder (3 bit to 8 bit)


Decimal Equiv	x_1	x_2	x_3	z_0	z_1	z_2	z_3	z_4	z_5	z_6	z_7
0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
2	0	1	0	0	0	1	0	0	0	0	0
3	0	1	1	0	0	0	1	0	0	0	0
4	1	0	0	0	0	0	0	1	0	0	0
5	1	0	1	0	0	0	0	0	1	0	0
6	1	1	0	0	0	0	0	0	0	1	0
7	1	1	1	0	0	0	0	0	0	0	1

- * Decimal equivalent of $x_1, x_2, x_3 \rightarrow$ which z_i ($i=0, 1, 2, \dots, 7$) will be one.
- * This decoder is also a minterm generator



- * As a minterm generator, the 3-to-8 line decoder can be used to implement 3-variable functions:


$$f_1(x_1, x_2, x_3) = \sum m(1, 3, 5, 6, 7) ; f_2(x_1, x_2, x_3) = \sum m(0, 2, 4, 7)$$



Cost-efficiency: less wiring - for same functions:

$$f_1 = \overline{f_1} = \frac{\sum m(0, 2, 4)}{f_1}$$

$$f_2 = \overline{f_2} = \frac{\sum m(1, 3, 6, 7)}{f_2}$$



Max terms

$$f_3(x_1, x_2, x_3) = \prod M(0, 3, 5)$$

$$f_4(x_1, x_2, x_3) = \prod M(1, 4, 7)$$

Can use 3-to-8 line Decoders to implement these functions as well! What property do we need to use?

How to implement 3-variable functions written as POS (products of sums or max terms) using 3-to-8-Decoders which are min term generators.

↓
Answer: use De Morgan's Law: $\left\{ \begin{array}{l} \overline{y_1 y_2 y_3} = \overline{y_1} + \overline{y_2} + \overline{y_3} \\ \overline{y_1 + y_2 + y_3} = y_1 y_2 y_3 \end{array} \right.$

$$\overline{M} = m \quad \text{or} \quad M = \overline{m}$$

$$f_3 = \Pi M(0, 3, 5) ; f_4 = \Pi M(1, 4, 7)$$

(19)


$$\rightarrow \boxed{f_3 = \overline{f_3} = \Sigma m(1, 2, 4, 6, 7)}$$

$$\overline{f_3} = \Pi M(1, 2, 4, 6, 7) = \Sigma \overline{m}(1, 2, 4, 6, 7)$$

Similarly,

$$\boxed{f_4 = \overline{f_4} = \Sigma m(0, 2, 3, 5, 6)}$$

Logic diagram:




Logic diagrams for the decoders themselves : 3-to-8 Dec

AND


is Min Term Generator

NAND

$$\overline{x_1} \overline{x_2} \overline{x_3} = \overline{x_1} + \overline{x_2} + \overline{x_3} = x_1 + x_2 + x_3$$




3-to-8 DEC - Min Term Gen.




3-to-8 DEC → Max Term Gen.

Using NAND's version of 3-to-8 DEC,




2-to-4 Decoder with an Enable Input



E	x ₁	x ₂	z ₀	z ₁	z ₂	z ₃
0	—	—	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

Multiplexers = input selector




4 inputs $\xrightarrow{\text{need}}$ 2 switches
 8 inputs $\rightarrow$ 3
 $\vdots$
 2^n inputs $\rightarrow$ n switches
 or n bits


E	S ₀	S ₁	f
1	0	0	I ₀
1	0	1	I ₁
1	1	0	I ₂
1	1	1	I ₃
0	—	—	0

Using these logic switches S₀ & S₁, we can select which input line will show at output.

What is the logic diagram for a 4-to-1 MUX?



→ Similarly the 8-to-1 MUX is built: $\left\{ \begin{array}{l} 3 \text{ switches,} \\ 8 \text{ inputs} + E \\ 1 \text{ output} \\ 8 \text{ AND's} + 1 \text{ OR} \end{array} \right.$



E	S_0	S_1	S_2	f
0	-	-	-	0
1	0	0	0	I_0
	0	0	1	I_1
	0	1	0	I_2
	0	1	1	I_3
	1	0	0	I_4
	1	0	1	I_5
	1	1	0	I_6
	1	1	1	I_7

$$f(S_0, S_1, S_2) = E \left(I_0 \bar{S}_0 \bar{S}_1 \bar{S}_2 + I_1 \bar{S}_0 \bar{S}_1 S_2 + I_2 \bar{S}_0 S_1 \bar{S}_2 + I_3 \bar{S}_0 S_1 S_2 \right. \\ \left. + I_4 S_0 \bar{S}_1 \bar{S}_2 + I_5 S_0 \bar{S}_1 S_2 + I_6 S_0 S_1 \bar{S}_2 + I_7 S_0 S_1 S_2 \right)$$

→ 16-to-1 MUX : $\left\{ \begin{array}{l} 4 \text{ switches} \\ 16 \text{ inputs} + E \\ 1 \text{ output} \end{array} \right\}$ Can be built with four 4-to-1 MUX's plus another to produce the output.

MUX's can be used to implement logic functions,


$f = f(x, y, z) = \sum m(0, 2, 3, 5) \rightarrow 3 \text{ variable} \rightarrow 2^3 = 8 \text{ inputs.}$

$\rightarrow$ use 8-to-1 MUX :

$S_2 \rightarrow x$	$m_0 \rightarrow I_0$	$\frac{f}{m_0 = 1}$
$S_1 \rightarrow y$	$m_1 \rightarrow I_1$	$m_2 = 1$
$S_0 \rightarrow z$	$\vdots$	$m_3 = 1$
	$m_7 \rightarrow I_7$	$m_5 = 1$

E		$x = S_2$	$y = S_1$	$z = S_0$	f
0		-	-	-	0
1	m_0	0	0	0	1
	m_1	0	0	1	0
	m_2	0	1	0	1
	m_3	0	1	1	1
	m_4	1	0	0	0
	m_5	1	0	1	1
	m_6	1	1	0	0
	m_7	1	1	1	0

To implement using 8-to-1 MUX $\rightarrow$ preset its inputs accordingly.




Should check if same function f can be implemented using a smaller MUX: 4-to-1 MUX?

What is simplest form for f ?

$$\begin{aligned}
 f(x, y, z) &= \underbrace{\bar{x}\bar{y}\bar{z}}_{m_0} + \underbrace{\bar{x}y\bar{z}}_{m_2} + \underbrace{\bar{x}yz}_{m_3} + \underbrace{x\bar{y}z}_{m_5} \\
 &= \bar{x}\bar{z} + (\bar{x}y + x\bar{y})z \\
 &= \bar{x}\bar{y}\bar{z} + \bar{x}y + x\bar{y}z
 \end{aligned}$$

4-to-1 MUX

$X=S_1$	$Y=S_0$	f
0	0	$I_0 \equiv \bar{z}$
0	1	$I_1 \equiv \bar{x}y = 1$
1	0	$I_2 \equiv x\bar{y}z = z$
1	1	$I_3 = 0$



Programmable Logic Devices (PLD's):

PLD's = combinations of AND's & OR's arrays

- $\rightarrow$
 - PROM (Programmable Read only Memory): AND's fixed, OR's programmable
 - PLA (Prog. logic Array): AND's & OR's programmable
 - PAL (Prog. Array Logic): AND's programmable, OR's fixed

Programmable

- Relel programmable (done by customer)
- mask programmable (done by manufacturer)

One way to program connections is to use fuses { blow fuses if unwanted connections.

Open connections { AND gate $\rightarrow$ open is 1
OR gate $\rightarrow$ open is 0

Simplified Notations for PLD's:

